Abstract -In this paper, we propose Petri net models for processing elements. The processing elements include: a general-purpose processor (GPP), a reconfigurable element (RE), and a hybrid element (co mbining a GPP with an RE). The models consist of many transitions and places. The model and associated analysis methods provide a promising tool for modeling and performance evaluation of reconfigurable processors. The model is demonstrated by considering a simple examp le. This paper describes the development of a reconfigurable processor; the developed system is based on the Petri net concept. Petri nets are becoming suitable as a formal model fo r hard ware system design. Designers can use Petri net as a modeling language to perform high level analysis of complex processors designs processing chips. The simulat ion does with PIPEv 4.1 simulator. The simu lation results show that Petri net state spaces are bounded and safe and have not deadlock and the average of number tokens in first token is 0.9901 seconds. In these models, there are only 5% errors; also the analysis time in these models is 0.016 seconds.
I. INTRODUCTION
Reconfigurable co mputing has proven to be promising technology to increase the performance of certain algorith ms in scienti fic and engineering applications in recent years. Any application of iterat ive nature such as image processing, digital signal processing, bioinformat ics, cryptography and software de fined radio etc; can be mapped on an FPGA by programming it with Hardware Descriptive Languages (HDLs). These applications have certain kernels containing interactions which are processed in parallel on the processing elements on an FPGA de fined by the HDL programmer. The same applications can take much longer time, when they are run on a General Pu rpose Processor (GPP) wh ich processes the iterative kernels in a sequential manner. Traditionally, the grids utilize GPPs as their main processing elements. Because of incorporation of the REs in the grid network, there is need for appropriate models for these new processing elements to investigate the possibility of their utilizat ion for co mpute intensive kernels of the grid applications. Many grid networks, such as TeraGrid are incorporating recon figurable computing resources in addition to general-purpose processors (GPPs) as processing elements and this combination offers better performance and higher flexibility. An approach to achieve high-performance with flexib ility is to utilize collaboration of recon figurable computing elements in grid networks.
Petri nets (PNs) provide a graphical tool as well as a notational method for the formal specification of systems. Petri nets were first introduced in 1966 to describe concurrent systems. Every tool applied to the modeling and analysis of computer systems has its place. Several design methodologies for embedded systems based on different formal models have been developed in recent years. Examp le is the p roject Moses [1], wh ich is based on high level Petri nets. Many processes may be described as a logical sequence of events. This has led the authors, among others, to the development and use of Petri nets as a tool for p rocess and condition monitoring (PCM) [2] [3] [4] [5] . Petri net provides powerful qualitative analysis and quantitive analysis for specify ing behavior and an executable notation. Petri net have a place in computer systems performance assessment, ranging somewhere between analytical queuing theory and computer simu lation. This is due to the nature of Petri nets and their ability to model concurrency, synchronization, mutual exclusion, conflict, and systems state more co mpletely than analytical models but not as completely as simu lations. Petri nets represent computer systems by providing a mean to abstract the basic elements of the system and its informat ional flow using only four fundamental co mponents.
Reconfigurable co mputing is turning into a suitable technology for h igh-performance co mputing in scientific research. An appropriate Petri net model for reconfigurable elements along with general purpose processors is essential for analytical performance modeling of an applicat ion. There is need for pro mising models fo r new processing elements to investigate the possibility of their utilization for co mputing intensive kernels of the applications. The results of simu lations can help in designing a system by saving a significant amount of time and resources.
In this work, the development of a model, based on the Petri net is proposed, we proposed theoretical model for processors using Petri net. We simulated the proposed models as part of a large network. The simu lation results suggest that the total average error rate for all models is less than 5%, also the analysis time in these models is 0.016 seconds. The remainder of the paper is organized as follows: Section II presents related research. Section III introduces the related terminology. In section IV the proposed models for processing components are presented. Section V shows the simulation results. Finally, the conclusion is provided in Section VI.
II. RELATED WORKS
In this section, we discuss some related work for the modeling and simulation of reconfigurable processors.
In [6] an analytical model was proposed for reconfigurable processors using the queuing theory. The results show that the main limitation of such a system is the reconfigurable time. The model, however, does not take into account the modeling of memory modules which must be considered in real scenarios. So me developed abstract model for a reconfigurable co mputer, [7] focused on the performance model for runtime reconfigurable hard ware accelerators. In a theoretical analysis, the factors such as speedup, commun ication and configuration overheads are considered, but this model does not consider the utilization of the accelerator in a network perspective. In [8] was proposed an abstract model for a reconfigurable co mputer which utilized both the GPP and the RE. In [9] a modeling for mu ltiprocessor system using Petri net proposed, and [10] focused a model for a system using generalized stochastic Petri nets.
III. DEFINITION AND CONCEPT S
Petri net components are place, transition, arcs, and token. Places are represented graphically as a circle, transitions as a bar, arcs as directed line seg ments, and tokens as dots (Figure 1 ). Places are used to represent possible system co mponents and their state. For examp le, a disk drive could be represented using a place, as could a program or other resource. Transitions are used to describe events that may result in different system states. For examp le, the action of reading an item fro m a disk drive or the action of writ ing an item to a disk drive could be modeled as separate transitions. Arcs represent the relationships that exist between the transitions and places. For examp le, d isk read requests may be put in one place, and that place may be connected to the transition, removing an item fro m a d isk thus indicating that this place is related to the transition.
Arcs provide a path for the activation of a transition; tokens are used to define the state of the Petri net. Tokens in the basic Petri net model are non-descriptive markers, which are stored in places and are used in defining Petri net marking [11] . The marking of a Petri net place by the placement of a token can be viewed as the statement of the condition of the place. For example, a simple Petri net with only one place and one transition is depicted in the Figure 2 . The place is connected to the transition by an arc, and the transition is likewise connected to the place by a second arc. The former arc is an input arc, while the latter arc is an output arc. The placement of a token represents the active marking of the Petri net state. The Petri net shown in Figure 2 represents a net that will continue to cycle forever. A Petri net is shown as a five tuple, M = (P, T, I, O, MP), where P portrays a set of places, P = {p1, p2,…, pn}, with one place for each circle in the Petri net graph; T portrays a set of transitions, T = {t1, t2,…, t m}, with one place fo r each bar in the Petri net graph; I shows sets of input functions for all transitions and represents mapping p laces to transitions; O shows sets of output functions for all transitions and represents mapping transitions to places and MP portrays the marking of places with tokens. The initial marking is referred to as MP0. For examp le, the Petri net graph depicted in Figure  3 can be represented using P = {p1, p2, p3,p 4}, T = {t 1, t2, t 3,t4}, I (t 2) = {p 4}, I (t 3) = {p 4}, I (t5) = {p1, p2}, O (t1) = {p1}, O (t 2) = {p 2}, O (t3) = {t 4}, O (t5) = {p2}, and MP = (0,0,0,0,0). Occam is a programming language based on communication sequential process concurrent computation model [12] . In this section, some basic definitions and notations of ordinary PN are described whereas a PN is known as ordinary when all of its arc weights are 1's. The related terminology and notations are mostly taken fro m [13, 14] .
Definition 1 (Petri net). A Petri net PN, is a five tuple, PN = (P, T, I, O, M0) where P = {p1, p2, . . . , p |P|} is a fin ite set of places, |P| > 0; T = {t1, t2, . . . , t |T|} is a fin ite set of transitions, |T| > 0; I : T P is the input function which is a mapp ing fro m t ransitions to the sets of their input places; O : T P is the output function which is a mapping fro m transitions to the sets of their output places; where P T = and P T . Fo r a transition tj T, I (tj) and O (t j) represent the sets of input and output places of tj respectively. A place pi P is the input place of a transition tj if pi I(tj) and the output place of tj if pi O(tj). The input and output functions can be extended to map the set of places P into the set of transitions T such as I: P T and O: P T. Then, I (pi) rep resent the set of input transitions of place pi P and O (pi) represents the set of output transitions of place p i P. The structure of a PN is defined by a set of places, a set of transitions, an input function and an output function. A PN structure without M0 is denoted by N = (P, T, I, O). A PN structure N is said to be strongly connected if and only if every node xj P T is reachable fro m every other node xi P T by a directed path. A PN structure N is said to be self-loopfree or pure if and only if tj T, I (tj) O (t j) = , i.e., no place can be both an input and an output of the same transition. A marking is a function M: P N (non-negative integers) and initial marking is denoted by M0. A PN with given in itial marking is denoted by a pair (N, M0).The set of all reachable markings fro m M 0 is denoted by R (M0) wh ich is a definite set of markings of PN such that, if M k R (M0). . It is noteworthy, if M enables both t j and t 1 then it is not necessarily true that t j and t 1 are concurrently enabled at M. For I (t j ) I (t 1 ) = , any marking which enables t j and t 1 , enables them concurrently.
IV. MODELING OF RECONFIGURABLE PROCESSOR USING PET RI NET
In this section, we describe our proposed models for reconfigurable processors. Recon figurable co mputing provides much more flexibility than Application -Specific Integrated Circu its (ASICs) and much mo re performance than General-Pu rpose Processors (GPPs). GPPs, reconfigurable elements (RE) and hybrid (integration of GPPs and REs) elements are the main processing elements.
A. GPP Petri net Model
We have a central processing unit and a memory module. The steps in the GPP Petri net model are:
1.
The tasks are waiting in the CPU queue 2.
The tasks are serviced by CPU 3.
The tasks are going to the me mo ry queue 4.
The tasks are waiting in the memory queue 5.
The tasks are serviced by memory 6.
The tasks are going to the CPU queue This operation is repeated. PN model of reconfigurable processor for a GPP is shown in Figure 4 . Corresponding notations are described in table I and table II.
B.Proposed Model for Reconfigurable Processing Elements
The proposed model for a RE consists of a reconfigurable processor, memory module, and a reconfigurable module. The steps in the reconfiguration elements could be summarized as follows:
1. The tasks are waiting in the reconfigurable processor queue 2. The tasks are waiting in the reconfigurable module queue 3. The tasks are serviced by reconfigurable processor 4. The tasks are serviced by reconfigurable module 5. The tasks are going to the memo ry queue 6. The tasks are wait ing in the memo ry modules queue 7. The tasks are serviced by memory modules 8. The tasks are going to reconfigurable processor queue or is going to reconfigurable module This operation is repeated. PN model of reconfigurable processor for a RE is shown in Figure 5 . table III and  table IV .
C.Proposed Model for a Hybrid Processing Element
The proposed model fo r a hybrid processing element consists of a GPP and a RE. The steps in the reconfiguration elements could be summarized as follows:
1. The tasks are waiting in the CPU queue 2. The tasks are waiting in the reconfigurable processor queue 3. The tasks are waiting in the reconfigurable module queue 4. The tasks are serviced by CPU 5. The tasks are services by reconfigurable processor 6. The tasks are services by reconfigurable module 7. The tasks are going to the me mo ry queue 8. The tasks are wait ing in the memo ry modules queue 9. The tasks are serviced by memory modules 10. The tasks are going to CPU queue or reconfigurable processor queue or reconfigurable module queue. Tokens can represent different functions. We can use different tokens to represent operating system calls or different classes of jobs. These different tokens can then be used to determine which transition of mult iple transitions available operates. Tasks entered in the reconfigurable processor queue p2
Tasks are waiting in the reconfigurable processor queue p3
Tasks are waiting in the reconfigurable processor queue completed p4
Tasks are waiting in the reconfigurable module queue p5
Tasks are waiting in the reconfigurable module queue completed p6
Tasks are served by reconfigurable processor p7
Tasks are served by reconfigurable processor completed p8
Tasks are served by reconfigurable module p9
Tasks are served by reconfigurable module completed p10
Tasks are going to another queue p11
Tasks are going to another queue completed p12
Tasks are waiting in the memory module queue p13
Tasks are waiting in the memory module queue completed p14
Tasks are serviced by memory modules p15
Tasks are serviced by memory modules completed p16
Tasks are going to reconfigurable processor queue or is going to reconfigurable module p17
Tasks are going to reconfigurable processor queue or is going to reconfigurable module completed Places Description p1
T asks entered in the CPU queue p2
T asks are waiting in CPU queue p3
T asks are waiting in the CPU queue completed p4
T asks are waiting in the reconfigurable processor queue p5
T asks are waiting in the reconfigurable processor queue completed p6
T asks are waiting in the reconfigurable module queue p7
T asks are waiting in the reconfigurable module queue completed p8 T asks are served by CPU p9 T asks are served by CPU completed p10 T asks are served by reconfigurable processor p11 T asks are served by reconfigurable processor completed p12 T asks are served by reconfigurable module p13 T asks are served by reconfigurable module completed p14 T asks are going to another queue p15 T asks are going to another queue completed p16
T asks are waiting in the memory module queue p17
T asks are waiting in the memory module queue completed p18 Tasks are serviced by memory modules p19
Tasks are serviced by memory modules completed p20
Tasks are going to CPU queue or reconfigurable processor queue or is going to reconfigurable module queue p21
Tasks are going to CPU queue or reconfigurable processor queue or is going to reconfigurable module queue completed The open queuing model in our prev ious work was validated by computing the average response time results using Maple v.13 analytically and co mpared with those generated experimentally using OMNeT++ simulator. The service rate of GPP (µ GPP ) varies between 1 and 80, whereas the speedup of RE is taken as 5, Therefore, the service rate of RE was set to 5xµ GPP . Generally, a RE requires a reconfiguration fo r a set of inco ming tasks. In our experiments we assumed that, for each 1000 incoming tasks, one recon figuration i s needed. The total average error for GPP and RE models for all arrival rates is 2.86% and 2.67%, respectively. These percentage values of error were calcu lated by dividing total sum of error rates for each model by the respective arrival rates. The simu lation results for average response time fo r all two models are in accordance with the average response time results computed analytically within a range of less than 5% relat ive error.
The proposed models were validated by co mputing the analysis time using PIPEv 4.1 simu lator. The simulat ion result shows that Petri net state spaces are bounded and safe and have not deadlock. The average of nu mber tokens in first token is 0.9901 seconds. In these models, there are only 5% errors; also the analysis time in these models is 0.016 seconds. The Petri net invariant analysis results are provided in the table VII. In our models, there are sixteen p laces, p0 is first place, and the average number of tokens in each place is depicted in bellow. The simulat ion results are depicted in the table VIII. The average number of tokens in first place is 0.9901, the average number of tokens in another places is zero. The simulat ion result in our models is shown that there is 95% confidence interval. 
Place
Average number of tokens In this paper, based on Petri net model, we proposed Petri net models for the p rocessing element. The proposed models can be useful in imp lementing the real grid networks with RE as one of the processing elements. In our models, the average of number tokens in first token is 0.9901 seconds and there are only 5% erro rs, also the analysis time in these models is 0.016 seconds.
